PDF资料描述
low power, high speed (33MHz)1999 Apr 0151ROM CODE SUBMISSION FOR 64K ROM DEVICE (83C51RD+)When submitting ROM code for the 64K ROM devices, the following must be specified:, 33MHZ ... Seven PCI Clocks (33MHz, 33V), one free running Two IOAPIC clocks, synchronous to CPU clock(333 MHz, 25V) One REF Clock, 33MHZ ...Figure 1 DS1085L BLOCK DIAGRAMOVERVIEWA block diagram of the DS1085L is shown in Figure 1 The DS1085L consists of five major components:g167 Internal master oscillator (33MHz to 66MHz), 33MHZ ...null High-Speed Architecture 4 Clocks/Machine Cycle (8051 = 12) Runs DC to 33MHz Clock Rates Single-Cycle Instruction in 121ns , 33MHZ ...g167g32High-Speed Architecture 4 Clocks/Machine Cycle (8051 = 12) Runs DC to 33MHz Clock Rates Single-Cycle Instruction in 121ns , 33MHZ ...microcontrollers achieve 33 MIPS performance from a maximum 33MHz clock rate The Ultra-High-Speed Flash Microcontroller User’s Guide should be used in conjunction with this data sheet Download it at , 33MHZ ...given, there is guaranteed separation between these two voltages Note 5: Active current is measured with a 33MHz clock source driving XTAL1, VCC = RST = 55V All other pins are disconnected , 33MHZ ...- 8 PCI clocks, including 1 free-running (33V, 33MHz)- 1 CPU/2 clocks (25V, 50/66MHz)- 1 IOAPIC clocks (25V, 1667MHz)- 3 Fixed frequency 66MHz clocks(33V, 66MHz), 33MHZ ... 4 - 66MHz 3V66 output 10 - 3V 33MHz PCI clocks 2 - 48MHz clocks (180 degrees out of phase) 2 - 14318 reference output (180 degrees out of phase), 33MHZ ...Complete reference design including schematics, bill ofmaterials, and theory of operationConnectors for logic analyzers and oscilloscopesSupports 33MHz, 32-bit PCI 20 bus, 33MHZ ...