PDF资料描述
1-888-INTERSIL or 321-724-7143 | Intersil (and design) is a registered trademark of Intersil Americas IncCopyrightIntersil Americas Inc 2001,2004 All Rights Reserved Elantec is a registered trademark of Elantec Semiconductor, IncAll other trademarks mentioned are the property of their respective ownersFN7223, 557634 CLM2951AC/CLM2951C-40 to +125oCInput Supply Voltage-20 to +60V, 557634The DB-960-70W is designed in cooperation withEuropéenne de Télécommunications SA(wwwetsafr), forhigh gainand broadbandperformance operating in common source mode, 557634IRF9952Fig 11Maximum Effective Transient Thermal Impedance, Junction-to-AmbientFig 10Typical Gate Charge VsGate-to-Source Voltage, 557634If CLK is high and DATA is low (request –to-send), data is update Data is received from the system and notransmission are started by SC84520 until CLK and DATA both high If CLK and DATA both are high, thetransmission is ready DATA is valid prior to the falling edge of CLK and beyond the rising edge of CLKDuring transmission, SC84520 check for line contention by checking for an inactive level on CLK at intervals, 557634Electrical Characteristics (TC = 25°C unless otherwise noted)Parameter SymbolMBR40H35PT, MBR40H45PT MBR40H50PT, MBR40H60PTUnit, 557634Gb7G20 Latch-up performance: ±500 mA or more Gb7G20 ESD performance: ±200 V or more (JEITA) ±2000 V or more (MIL) Gb7G20 Power down protection is provided on all inputs and outputs , 55763474VHC4066MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 44mm Wide74VHC4066N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0300 WideInput SwitchCTL I/O–O/I, 557634Type NO Marking Package Code SL432xM SL432□TO-92M □: Grade => None:±2% , A:±1%Outline Dimensions unit : mm , 557634and interrupt flag bit set, one of the following will occur: If an interrupt condition (interrupt flag bit and inter-rupt enable bits are set) occurs before the execu-tion of a SLEEP instruction, the SLEEP instruction , 557634
