PDF资料描述
Note 10: Inputs default to “low” when left open due to internal pull-down resistorDS90CR481/DS90CR482wwwnationalcom17DS90CR482 Pin Descriptions—Channel Link Receiver, LIST/148August 1997 - Revised May 2000CAUTION: These devices are sensitive to electrostatic discharge Users should follow proper IC Handling ProceduresCopyright2000, Texas Instruments IncorporatedCD54/74HC86,, LIST/148No8024-1/4SANYO Electric Co,LtdSemiconductor CompanyTOKYO OFFICE Tokyo Bldg, 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAND1004 TS IM TB-00000145, LIST/148complete, the first four writes to FIFO1 do not store data in the RAM but loadthe offset registers in the order Y1, X1, Y2, X2 The Port A data inputs used bythe offset registers are (A7-A0), (A8-A0), or (A9-A0) for the IDT72V3624,IDT72V3634, or IDT72V3644, respectively The highest numbered input is, LIST/148 Operating current less than 4mALow power CMOS designInput frequency range: 6MHz to 12MHz for 25V: 6MHz to 13MHz for 33V , LIST/148Absolute maximum ratings Ta=25°CCharacteristic Symbol Ratings UnitCollector-Base voltage VCBO, LIST/148CANNOT be relied on to source sufficient current to pull aninput to a logic ‘‘1’’COP411LIf the COP410L is bonded as a 20-pin device, it becomes, LIST/148For capacitive load, derate current by 20%SYMBOL SR26 SR27 SR28 SR29 UNIT Maximum Recurrent Peak Reverse Voltage VRRM 100 200 400 800 V Maximum RMS Voltage VRMS 70 140 280 560 V, LIST/148C0065C0100C0118C0097C0110C0099C0101C0100 C0073C0110C0102C0111C0114C0109C0097C0116C0105C0111C0110C0072C0068C0084C0077C0079C0083 C0069C0045C0070C0069C0084C0046C0072C0105C0103C0104 C0068C0101C0110C0115C0105C0116C0121 C0080C0111C0119C0101C0114 C0070C0069C0084C0068, LIST/148EE) With ADarlington input stage, this series exhibits high input resistance, low inputoffset voltage and high gain The all NPN output stage, characterized by no, LIST/148
