PDF资料描述
1999 Apr 22 4Philips Semiconductors Product SpecificationNPN/PNP resistor-equipped transistors PUMD48THERMAL CHARACTERISTICS, LIST/440MACRO X MRF951 NPN 1000 13 5 6 14 17 8000 045 10 100MACRO X MRF571 NPN 1000 15 10 6 10 8000 1 10 70MACRO T BFR91 NPN 1000 25 2 5 8 11 5000 1 12 35MACRO T BFR90 NPN 1000 3 2 10 10 125 5000 1 15 30, LIST/440The ISL90841 responds with an ACK after recognition of a START condition followed by a valid Identification Byte, and once again after successful receipt of an Address Byte The ISL90841 also responds with an ACK after receiving a Data , LIST/440ANSI C compiler (X3159-1989)Excellent compile time diagnosticsGlobal and local optimizationAssembler inserts and stand alone assembler, LIST/440SOT23 (TO236)CASE 31808ISSUE AHON Semiconductor andare registered trademarks of Semiconductor Components Industries, LLC (SCILLC)SCILLC reserves the right to make changes without further notice, LIST/4405 Settling time is defined here, for a unity gain inverter connection using 2k resistors for the LF155, LF156 series It is the timerequired for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 001% of its final value fromthe time a 10V step input is applied to the inverter For the LF157 series AV = -5, the feedback resistor from output to input is 2kand the output step is 10V, LIST/440PMMR2 Note that blocking MCU control signals to the GPLD will not block these signalsfrom reaching the memory and I/O sections of the chipPreliminary Information PSD9XX Family59, LIST/440VNB35NV04 / VNP35NV04 / VNV35NV04 / VNW35NV04ELECTRICAL CHARACTERISTICS (continued) (Tj=25°C, unless otherwise specified), LIST/440The gate driver outputs can source and sink up to 10 A peak current pulses, permitting large gate-charge MOSFETs to be driven and/or high Pulse Width Modulation (PWM) frequencies to be utilized A linear regulator is incorporated, providing a 15 V typical gate supply to the low-side gate drivers, LIST/440TableInput data is accepted a set-up time before the positive clock edge AHIGH on the Master Reset (MR) pin asynchronously resets all theregisters to zero, LIST/440
