PDF资料描述
The MIC2536 is a cost-effective high-side power switch, withtwo independently controlled channels, optimized for bus-powered Universal Serial Bus (USB) applications Few exter-nal components are necessary to satisfy USB requirements, LIST/98Figure 2DIP Pin ConnectionsThe M48Z2M1/2M1Y has its own Power-fail DetectCircuit The control circuitry constantly monitors thesingle 5V supply for an out of tolerance condition, LIST/98 DS243413 of 20The initialization sequence required to begin any communication with the DS2434 is shown in Figure 5A reset pulse followed by a presence pulse indicates the DS2434 is ready to send or receive data given the, LIST/98Soldering Parameters: Press-in fitting, soldering not necessaryPackaging: Bulk, bagged and taggedENVIRONMENTAL SPECIFICATIONS:, LIST/98“LOW” The hold time of Txd is limited by the maximum allowed pulse lengthTxd is now enabled as normal Txd input for the highbandwidth mode, LIST/98Note: A WRITE to any clock register will restartthe watchdog timerWatchdog Output (WDO - M41T63/65 only)If the processor does not reset the watchdog timer, LIST/98asynchronous two-way communication betweendata buses The control function implementationallows for maximum flexibility in timingThese devices allow data transmission from the A, LIST/9854F175DM (Note 2) J16A 16-Lead Ceramic Dual-In-Line74F175SC (Note 1) M16A 16-Lead (0150 Wide) Molded Small Outline, JEDEC74F175SJ (Note 1) M16D 16-Lead (0300 Wide) Molded Small Outline, EIAJ54F175FM (Note 2) W16A 16-Lead Cerpack, LIST/98fast single address location programmingAll program-ming signals are TTL levels, requiring a single pulse Forprogramming outside from the system, existing EPROMprogrammers may be usedTheMX27C1000A supports, LIST/98external 8 kHz reference clock Typical inherent output jitter (unfiltered)= 007UI peak-to-peak Typical jitter attenuation at: 10 Hz=23 dB,100, LIST/98
